ec62ab99cdf207788fe61c4ed8f3b7fc4dfb7708
[reactos.git] / reactos / drivers / storage / ide / pciidex / pdo.c
1 /*
2 * COPYRIGHT: See COPYING in the top level directory
3 * PROJECT: PCI IDE bus driver extension
4 * FILE: drivers/storage/pciidex/pdo.c
5 * PURPOSE: IRP_MJ_PNP operations for PDOs
6 * PROGRAMMERS: Hervé Poussineau (hpoussin@reactos.org)
7 */
8
9 #include "pciidex.h"
10
11 #define NDEBUG
12 #include <debug.h>
13
14 static NTSTATUS
15 PciIdeXPdoQueryId(
16 IN PDEVICE_OBJECT DeviceObject,
17 IN PIRP Irp,
18 OUT ULONG_PTR* Information)
19 {
20 PPDO_DEVICE_EXTENSION DeviceExtension;
21 PFDO_DEVICE_EXTENSION FdoDeviceExtension;
22 WCHAR Buffer[256];
23 ULONG Index = 0;
24 ULONG IdType;
25 UNICODE_STRING SourceString;
26 UNICODE_STRING String;
27 NTSTATUS Status;
28
29 IdType = IoGetCurrentIrpStackLocation(Irp)->Parameters.QueryId.IdType;
30 DeviceExtension = (PPDO_DEVICE_EXTENSION)DeviceObject->DeviceExtension;
31 FdoDeviceExtension = (PFDO_DEVICE_EXTENSION)DeviceExtension->ControllerFdo->DeviceExtension;
32
33 switch (IdType)
34 {
35 case BusQueryDeviceID:
36 {
37 DPRINT("IRP_MJ_PNP / IRP_MN_QUERY_ID / BusQueryDeviceID\n");
38 RtlInitUnicodeString(&SourceString, L"PCIIDE\\IDEChannel");
39 break;
40 }
41 case BusQueryHardwareIDs:
42 {
43 DPRINT("IRP_MJ_PNP / IRP_MN_QUERY_ID / BusQueryHardwareIDs\n");
44
45 switch (FdoDeviceExtension->VendorId)
46 {
47 case 0x0e11:
48 Index += swprintf(&Buffer[Index], L"Compaq-%04x", FdoDeviceExtension->DeviceId) + 1;
49 break;
50 case 0x1039:
51 Index += swprintf(&Buffer[Index], L"SiS-%04x", FdoDeviceExtension->DeviceId) + 1;
52 break;
53 case 0x1050:
54 Index += swprintf(&Buffer[Index], L"WinBond-%04x", FdoDeviceExtension->DeviceId) + 1;
55 break;
56 case 0x1095:
57 Index += swprintf(&Buffer[Index], L"CMD-%04x", FdoDeviceExtension->DeviceId) + 1;
58 break;
59 case 0x8086:
60 {
61 switch (FdoDeviceExtension->DeviceId)
62 {
63 case 0x1230:
64 Index += swprintf(&Buffer[Index], L"Intel-PIIX") + 1;
65 break;
66 case 0x7010:
67 Index += swprintf(&Buffer[Index], L"Intel-PIIX3") + 1;
68 break;
69 case 0x7111:
70 Index += swprintf(&Buffer[Index], L"Intel-PIIX4") + 1;
71 break;
72 default:
73 Index += swprintf(&Buffer[Index], L"Intel-%04x", FdoDeviceExtension->DeviceId) + 1;
74 break;
75 }
76 break;
77 }
78 default:
79 break;
80 }
81 if (DeviceExtension->Channel == 0)
82 Index += swprintf(&Buffer[Index], L"Primary_IDE_Channel") + 1;
83 else
84 Index += swprintf(&Buffer[Index], L"Secondary_IDE_Channel") + 1;
85 Index += swprintf(&Buffer[Index], L"*PNP0600") + 1;
86 Buffer[Index] = UNICODE_NULL;
87 SourceString.Length = SourceString.MaximumLength = Index * sizeof(WCHAR);
88 SourceString.Buffer = Buffer;
89 break;
90 }
91 case BusQueryCompatibleIDs:
92 {
93 DPRINT("IRP_MJ_PNP / IRP_MN_QUERY_ID / BusQueryCompatibleIDs\n");
94
95 Index += swprintf(&Buffer[Index], L"*PNP0600") + 1;
96 Buffer[Index] = UNICODE_NULL;
97 SourceString.Length = SourceString.MaximumLength = Index * sizeof(WCHAR);
98 SourceString.Buffer = Buffer;
99 break;
100 }
101 case BusQueryInstanceID:
102 {
103 DPRINT("IRP_MJ_PNP / IRP_MN_QUERY_ID / BusQueryInstanceID\n");
104 swprintf(Buffer, L"%lu", DeviceExtension->Channel);
105 RtlInitUnicodeString(&SourceString, Buffer);
106 break;
107 }
108 default:
109 DPRINT1("IRP_MJ_PNP / IRP_MN_QUERY_ID / unknown query id type 0x%lx\n", IdType);
110 ASSERT(FALSE);
111 return STATUS_NOT_SUPPORTED;
112 }
113
114 Status = DuplicateUnicodeString(
115 RTL_DUPLICATE_UNICODE_STRING_NULL_TERMINATE,
116 &SourceString,
117 &String);
118 *Information = (ULONG_PTR)String.Buffer;
119 return Status;
120 }
121
122 static NTSTATUS
123 GetCurrentResources(
124 IN PDEVICE_OBJECT DeviceObject,
125 OUT PULONG CommandPortBase,
126 OUT PULONG ControlPortBase,
127 OUT PULONG BusMasterPortBase,
128 OUT PULONG InterruptVector)
129 {
130 PPDO_DEVICE_EXTENSION DeviceExtension;
131 PFDO_DEVICE_EXTENSION FdoDeviceExtension;
132 ULONG BaseIndex;
133 ULONG BytesRead;
134 PCI_COMMON_CONFIG PciConfig;
135 NTSTATUS ret = STATUS_UNSUCCESSFUL;
136
137 DeviceExtension = (PPDO_DEVICE_EXTENSION)DeviceObject->DeviceExtension;
138 FdoDeviceExtension = (PFDO_DEVICE_EXTENSION)DeviceExtension->ControllerFdo->DeviceExtension;
139 BaseIndex = DeviceExtension->Channel * 2;
140
141 BytesRead = (*FdoDeviceExtension->BusInterface->GetBusData)(
142 FdoDeviceExtension->BusInterface->Context,
143 PCI_WHICHSPACE_CONFIG,
144 &PciConfig,
145 0,
146 PCI_COMMON_HDR_LENGTH);
147 if (BytesRead != PCI_COMMON_HDR_LENGTH)
148 return STATUS_IO_DEVICE_ERROR;
149
150 /* We have found a known native pci ide controller */
151 if ((PciConfig.ProgIf & 0x80) && (PciConfig.u.type0.BaseAddresses[4] & PCI_ADDRESS_IO_SPACE))
152 {
153 DPRINT("Found IDE Bus Master controller!\n");
154 *BusMasterPortBase = PciConfig.u.type0.BaseAddresses[4] & PCI_ADDRESS_IO_ADDRESS_MASK;
155 DPRINT(" IDE Bus Master Registers at IO %lx\n", *BusMasterPortBase);
156 }
157 else
158 {
159 *BusMasterPortBase = 0;
160 }
161
162 if ((PciConfig.ProgIf >> BaseIndex) & 0x1)
163 {
164 /* Native mode */
165 if ((PciConfig.u.type0.BaseAddresses[BaseIndex + 0] & PCI_ADDRESS_IO_SPACE) &&
166 (PciConfig.u.type0.BaseAddresses[BaseIndex + 1] & PCI_ADDRESS_IO_SPACE))
167 {
168 /* Channel is enabled */
169 *CommandPortBase = PciConfig.u.type0.BaseAddresses[BaseIndex + 0] & PCI_ADDRESS_IO_ADDRESS_MASK;
170 *ControlPortBase = PciConfig.u.type0.BaseAddresses[BaseIndex + 1] & PCI_ADDRESS_IO_ADDRESS_MASK;
171 *InterruptVector = PciConfig.u.type0.InterruptLine;
172 ret = STATUS_SUCCESS;
173 }
174 }
175 else
176 {
177 /* Compatibility mode */
178 switch (DeviceExtension->Channel)
179 {
180 case 0:
181 if (IoGetConfigurationInformation()->AtDiskPrimaryAddressClaimed)
182 ret = STATUS_INSUFFICIENT_RESOURCES;
183 else
184 {
185 *CommandPortBase = 0x1F0;
186 *ControlPortBase = 0x3F6;
187 *InterruptVector = 14;
188 ret = STATUS_SUCCESS;
189 }
190 break;
191 case 1:
192 if (IoGetConfigurationInformation()->AtDiskSecondaryAddressClaimed)
193 ret = STATUS_INSUFFICIENT_RESOURCES;
194 else
195 {
196 *CommandPortBase = 0x170;
197 *ControlPortBase = 0x376;
198 *InterruptVector = 15;
199 ret = STATUS_SUCCESS;
200 }
201 break;
202 }
203 }
204
205 return ret;
206 }
207
208 static NTSTATUS
209 PciIdeXPdoQueryResourceRequirements(
210 IN PDEVICE_OBJECT DeviceObject,
211 IN PIRP Irp,
212 OUT ULONG_PTR* Information)
213 {
214 ULONG CommandPortBase;
215 ULONG ControlPortBase;
216 ULONG BusMasterPortBase;
217 ULONG InterruptVector;
218 ULONG ListSize;
219 PIO_RESOURCE_REQUIREMENTS_LIST RequirementsList;
220 PIO_RESOURCE_DESCRIPTOR Descriptor;
221 NTSTATUS Status;
222
223 Status = GetCurrentResources(DeviceObject, &CommandPortBase,
224 &ControlPortBase, &BusMasterPortBase, &InterruptVector);
225 if (!NT_SUCCESS(Status))
226 return Status;
227
228 DPRINT("IDE Channel %lu: IO %x and %x, BM %lx, Irq %lu\n",
229 ((PPDO_DEVICE_EXTENSION)DeviceObject->DeviceExtension)->Channel,
230 CommandPortBase, ControlPortBase,
231 BusMasterPortBase, InterruptVector);
232
233 /* FIXME: what to do with BusMasterPortBase? */
234
235 ListSize = sizeof(IO_RESOURCE_REQUIREMENTS_LIST)
236 + 2 * sizeof(IO_RESOURCE_DESCRIPTOR);
237 RequirementsList = ExAllocatePool(PagedPool, ListSize);
238 if (!RequirementsList)
239 return STATUS_INSUFFICIENT_RESOURCES;
240
241 RtlZeroMemory(RequirementsList, ListSize);
242 RequirementsList->ListSize = ListSize;
243 RequirementsList->AlternativeLists = 1;
244
245 RequirementsList->List[0].Version = 1;
246 RequirementsList->List[0].Revision = 1;
247 RequirementsList->List[0].Count = 3;
248
249 Descriptor = &RequirementsList->List[0].Descriptors[0];
250
251 /* Command port base */
252 Descriptor->Option = 0; /* Required */
253 Descriptor->Type = CmResourceTypePort;
254 Descriptor->ShareDisposition = CmResourceShareDeviceExclusive;
255 Descriptor->Flags = CM_RESOURCE_PORT_IO |
256 CM_RESOURCE_PORT_16_BIT_DECODE |
257 CM_RESOURCE_PORT_POSITIVE_DECODE;
258 Descriptor->u.Port.Length = 7;
259 Descriptor->u.Port.Alignment = 1;
260 Descriptor->u.Port.MinimumAddress.QuadPart = (ULONGLONG)CommandPortBase;
261 Descriptor->u.Port.MaximumAddress.QuadPart = (ULONGLONG)(CommandPortBase + 7 - 1);
262 Descriptor++;
263
264 /* Control port base */
265 Descriptor->Option = 0; /* Required */
266 Descriptor->Type = CmResourceTypePort;
267 Descriptor->ShareDisposition = CmResourceShareDeviceExclusive;
268 Descriptor->Flags = CM_RESOURCE_PORT_IO |
269 CM_RESOURCE_PORT_16_BIT_DECODE |
270 CM_RESOURCE_PORT_POSITIVE_DECODE;
271 Descriptor->u.Port.Length = 1;
272 Descriptor->u.Port.Alignment = 1;
273 Descriptor->u.Port.MinimumAddress.QuadPart = (ULONGLONG)ControlPortBase;
274 Descriptor->u.Port.MaximumAddress.QuadPart = (ULONGLONG)(ControlPortBase + 1 - 1);
275 Descriptor++;
276
277 /* Interrupt */
278 Descriptor->Option = 0; /* Required */
279 Descriptor->Type = CmResourceTypeInterrupt;
280 Descriptor->ShareDisposition = CmResourceShareShared;
281 Descriptor->Flags = CM_RESOURCE_INTERRUPT_LEVEL_SENSITIVE;
282 Descriptor->u.Interrupt.MinimumVector = InterruptVector;
283 Descriptor->u.Interrupt.MaximumVector = InterruptVector;
284
285 *Information = (ULONG_PTR)RequirementsList;
286 return STATUS_SUCCESS;
287 }
288
289 static NTSTATUS
290 PciIdeXPdoQueryDeviceText(
291 IN PDEVICE_OBJECT DeviceObject,
292 IN PIRP Irp,
293 OUT ULONG_PTR* Information)
294 {
295 PPDO_DEVICE_EXTENSION DeviceExtension;
296 ULONG DeviceTextType;
297 PCWSTR SourceString;
298 UNICODE_STRING String;
299
300 DeviceTextType = IoGetCurrentIrpStackLocation(Irp)->Parameters.QueryDeviceText.DeviceTextType;
301 DeviceExtension = (PPDO_DEVICE_EXTENSION)DeviceObject->DeviceExtension;
302
303 switch (DeviceTextType)
304 {
305 case DeviceTextDescription:
306 case DeviceTextLocationInformation:
307 {
308 DPRINT("IRP_MJ_PNP / IRP_MN_QUERY_DEVICE_TEXT / %S\n",
309 DeviceTextType == DeviceTextDescription ? L"DeviceTextDescription" : L"DeviceTextLocationInformation");
310 if (DeviceExtension->Channel == 0)
311 SourceString = L"Primary channel";
312 else
313 SourceString = L"Secondary channel";
314 break;
315 }
316 default:
317 DPRINT1("IRP_MJ_PNP / IRP_MN_QUERY_DEVICE_TEXT / unknown type 0x%lx\n", DeviceTextType);
318 ASSERT(FALSE);
319 return STATUS_NOT_SUPPORTED;
320 }
321
322 if (RtlCreateUnicodeString(&String, SourceString))
323 {
324 *Information = (ULONG_PTR)String.Buffer;
325 return STATUS_SUCCESS;
326 }
327 else
328 return STATUS_INSUFFICIENT_RESOURCES;
329 }
330
331 static NTSTATUS
332 PciIdeXPdoQueryDeviceRelations(
333 IN PDEVICE_OBJECT DeviceObject,
334 OUT PDEVICE_RELATIONS* pDeviceRelations)
335 {
336 PFDO_DEVICE_EXTENSION DeviceExtension;
337 PDEVICE_RELATIONS DeviceRelations;
338
339 DeviceExtension = (PFDO_DEVICE_EXTENSION)DeviceObject->DeviceExtension;
340 ASSERT(DeviceExtension->Common.IsFDO);
341
342 DeviceRelations = (PDEVICE_RELATIONS)ExAllocatePool(
343 PagedPool,
344 sizeof(DEVICE_RELATIONS));
345 if (!DeviceRelations)
346 return STATUS_INSUFFICIENT_RESOURCES;
347
348 ObReferenceObject(DeviceObject);
349 DeviceRelations->Count = 1;
350 DeviceRelations->Objects[0] = DeviceObject;
351
352 *pDeviceRelations = DeviceRelations;
353 return STATUS_SUCCESS;
354 }
355
356 //GUID_PCIIDE_INTERRUPT_INTERFACE
357 //GUID_PCIIDE_REQUEST_PROPER_RESOURCES
358
359 DEFINE_GUID(GUID_PCIIDE_SYNC_ACCESS_INTERFACE, 0x681190EB, 0xE4EA, 0x11D0, 0xAB, 0x82, 0x00, 0xA0, 0xC9, 0x06, 0x96, 0x2F);
360 DEFINE_GUID(GUID_PCIIDE_XFER_MODE_INTERFACE, 0x681190EC, 0xE4EA, 0x11D0, 0xAB, 0x82, 0x00, 0xA0, 0xC9, 0x06, 0x96, 0x2F);
361
362
363
364 NTSTATUS
365 PciIdeXPdoPnpQueryInterface(
366 PIRP Irp)
367 {
368 #if 0
369 PIO_STACK_LOCATION IrpStack = IoGetCurrentIrpStackLocation(Irp);
370 PACPI_INTERFACE_STANDARD AcpiInterface;
371
372 if (IrpStack->Parameters.QueryInterface.Version != 1)
373 {
374 DPRINT1("Invalid version number: %d\n",
375 IrpStack->Parameters.QueryInterface.Version);
376 return STATUS_INVALID_PARAMETER;
377 }
378
379 if (IsEqualGUID(IrpStack->Parameters.QueryInterface.InterfaceType,
380 &GUID_PCIIDE_XFER_MODE_INTERFACE))
381 {
382 DPRINT1("GUID_PCIIDE_XFER_MODE_INTERFACE\n");
383
384 if (IrpStack->Parameters.QueryInterface.Size < sizeof(ACPI_INTERFACE_STANDARD))
385 {
386 DPRINT1("Buffer too small! (%d)\n", IrpStack->Parameters.QueryInterface.Size);
387 return STATUS_BUFFER_TOO_SMALL;
388 }
389
390 AcpiInterface = (PACPI_INTERFACE_STANDARD)IrpStack->Parameters.QueryInterface.Interface;
391
392 AcpiInterface->InterfaceReference = AcpiInterfaceReference;
393 AcpiInterface->InterfaceDereference = AcpiInterfaceDereference;
394 AcpiInterface->GpeConnectVector = AcpiInterfaceConnectVector;
395 AcpiInterface->GpeDisconnectVector = AcpiInterfaceDisconnectVector;
396 AcpiInterface->GpeEnableEvent = AcpiInterfaceEnableEvent;
397 AcpiInterface->GpeDisableEvent = AcpiInterfaceDisableEvent;
398 AcpiInterface->GpeClearStatus = AcpiInterfaceClearStatus;
399 AcpiInterface->RegisterForDeviceNotifications = AcpiInterfaceNotificationsRegister;
400 AcpiInterface->UnregisterForDeviceNotifications = AcpiInterfaceNotificationsUnregister;
401
402 return STATUS_SUCCESS;
403 }
404 else
405 {
406 DPRINT1("Invalid GUID\n");
407 return STATUS_NOT_SUPPORTED;
408 }
409 #endif
410 return STATUS_NOT_IMPLEMENTED;
411 }
412
413 NTSTATUS NTAPI
414 PciIdeXPdoPnpDispatch(
415 IN PDEVICE_OBJECT DeviceObject,
416 IN PIRP Irp)
417 {
418 ULONG MinorFunction;
419 PIO_STACK_LOCATION Stack;
420 ULONG_PTR Information = Irp->IoStatus.Information;
421 NTSTATUS Status;
422
423 Stack = IoGetCurrentIrpStackLocation(Irp);
424 MinorFunction = Stack->MinorFunction;
425
426 switch (MinorFunction)
427 {
428 /* FIXME:
429 * Those are required:
430 * IRP_MN_START_DEVICE (done)
431 * IRP_MN_QUERY_STOP_DEVICE
432 * IRP_MN_STOP_DEVICE
433 * IRP_MN_CANCEL_STOP_DEVICE
434 * IRP_MN_QUERY_REMOVE_DEVICE
435 * IRP_MN_REMOVE_DEVICE
436 * IRP_MN_CANCEL_REMOVE_DEVICE
437 * IRP_MN_SURPRISE_REMOVAL
438 * IRP_MN_QUERY_CAPABILITIES (done)
439 * IRP_MN_QUERY_DEVICE_RELATIONS / TargetDeviceRelations (done)
440 * IRP_MN_QUERY_ID / BusQueryDeviceID (done)
441 * Those may be required/optional:
442 * IRP_MN_DEVICE_USAGE_NOTIFICATION
443 * IRP_MN_QUERY_RESOURCES
444 * IRP_MN_QUERY_RESOURCE_REQUIREMENTS (done)
445 * IRP_MN_QUERY_DEVICE_TEXT
446 * IRP_MN_QUERY_BUS_INFORMATION
447 * IRP_MN_QUERY_INTERFACE
448 * IRP_MN_READ_CONFIG
449 * IRP_MN_WRITE_CONFIG
450 * IRP_MN_EJECT
451 * IRP_MN_SET_LOCK
452 * Those are optional:
453 * IRP_MN_QUERY_DEVICE_RELATIONS / EjectionRelations
454 * IRP_MN_QUERY_ID / BusQueryHardwareIDs (done)
455 * IRP_MN_QUERY_ID / BusQueryCompatibleIDs (done)
456 * IRP_MN_QUERY_ID / BusQueryInstanceID (done)
457 */
458 case IRP_MN_START_DEVICE: /* 0x00 */
459 {
460 DPRINT("IRP_MJ_PNP / IRP_MN_START_DEVICE\n");
461 Status = STATUS_SUCCESS;
462 break;
463 }
464 case IRP_MN_QUERY_REMOVE_DEVICE: /* 0x01 */
465 {
466 DPRINT("IRP_MJ_PNP / IRP_MN_QUERY_REMOVE_DEVICE\n");
467 Status = STATUS_UNSUCCESSFUL;
468 break;
469 }
470 case IRP_MN_QUERY_DEVICE_RELATIONS: /* 0x07 */
471 {
472 switch (Stack->Parameters.QueryDeviceRelations.Type)
473 {
474 case TargetDeviceRelation:
475 {
476 PDEVICE_RELATIONS DeviceRelations = NULL;
477 DPRINT("IRP_MJ_PNP / IRP_MN_QUERY_DEVICE_RELATIONS / TargetDeviceRelation\n");
478 Status = PciIdeXPdoQueryDeviceRelations(DeviceObject, &DeviceRelations);
479 Information = (ULONG_PTR)DeviceRelations;
480 break;
481 }
482 default:
483 {
484 DPRINT1("IRP_MJ_PNP / IRP_MN_QUERY_DEVICE_RELATIONS / Unknown type 0x%lx\n",
485 Stack->Parameters.QueryDeviceRelations.Type);
486 ASSERT(FALSE);
487 Status = STATUS_NOT_SUPPORTED;
488 break;
489 }
490 }
491 break;
492 }
493 case IRP_MN_QUERY_CAPABILITIES: /* 0x09 */
494 {
495 PDEVICE_CAPABILITIES DeviceCapabilities;
496 ULONG i;
497 DPRINT("IRP_MJ_PNP / IRP_MN_QUERY_CAPABILITIES\n");
498
499 DeviceCapabilities = (PDEVICE_CAPABILITIES)Stack->Parameters.DeviceCapabilities.Capabilities;
500 /* FIXME: capabilities can change with connected device */
501 DeviceCapabilities->LockSupported = FALSE;
502 DeviceCapabilities->EjectSupported = FALSE;
503 DeviceCapabilities->Removable = TRUE;
504 DeviceCapabilities->DockDevice = FALSE;
505 DeviceCapabilities->UniqueID = FALSE;
506 DeviceCapabilities->SilentInstall = FALSE;
507 DeviceCapabilities->RawDeviceOK = FALSE;
508 DeviceCapabilities->SurpriseRemovalOK = TRUE;
509 DeviceCapabilities->HardwareDisabled = FALSE; /* FIXME */
510 //DeviceCapabilities->NoDisplayInUI = FALSE; /* FIXME */
511 DeviceCapabilities->DeviceState[0] = PowerDeviceD0; /* FIXME */
512 for (i = 0; i < PowerSystemMaximum; i++)
513 DeviceCapabilities->DeviceState[i] = PowerDeviceD3; /* FIXME */
514 //DeviceCapabilities->DeviceWake = PowerDeviceUndefined; /* FIXME */
515 DeviceCapabilities->D1Latency = 0; /* FIXME */
516 DeviceCapabilities->D2Latency = 0; /* FIXME */
517 DeviceCapabilities->D3Latency = 0; /* FIXME */
518 Status = STATUS_SUCCESS;
519 break;
520 }
521 case IRP_MN_QUERY_RESOURCES: /* 0x0a */
522 {
523 /* This IRP is optional; do nothing */
524 Information = Irp->IoStatus.Information;
525 Status = Irp->IoStatus.Status;
526 break;
527 }
528 case IRP_MN_QUERY_RESOURCE_REQUIREMENTS: /* 0x0b */
529 {
530 DPRINT("IRP_MJ_PNP / IRP_MN_QUERY_RESOURCE_REQUIREMENTS\n");
531 Status = PciIdeXPdoQueryResourceRequirements(DeviceObject, Irp, &Information);
532 break;
533 }
534 case IRP_MN_QUERY_DEVICE_TEXT: /* 0x0c */
535 {
536 Status = PciIdeXPdoQueryDeviceText(DeviceObject, Irp, &Information);
537 break;
538 }
539 case IRP_MN_FILTER_RESOURCE_REQUIREMENTS: /* 0x0d */
540 {
541 DPRINT("IRP_MJ_PNP / IRP_MN_FILTER_RESOURCE_REQUIREMENTS\n");
542 Information = Irp->IoStatus.Information;
543 Status = Irp->IoStatus.Status;
544 break;
545 }
546 case IRP_MN_QUERY_ID: /* 0x13 */
547 {
548 Status = PciIdeXPdoQueryId(DeviceObject, Irp, &Information);
549 break;
550 }
551 case IRP_MN_QUERY_PNP_DEVICE_STATE: /* 0x14 */
552 {
553 DPRINT("IRP_MJ_PNP / IRP_MN_QUERY_PNP_DEVICE_STATE\n");
554 Information |= PNP_DEVICE_NOT_DISABLEABLE;
555 Status = STATUS_SUCCESS;
556 break;
557 }
558 case IRP_MN_QUERY_BUS_INFORMATION: /* 0x15 */
559 {
560 PPNP_BUS_INFORMATION BusInfo;
561 DPRINT("IRP_MJ_PNP / IRP_MN_QUERY_BUS_INFORMATION\n");
562
563 BusInfo = (PPNP_BUS_INFORMATION)ExAllocatePool(PagedPool, sizeof(PNP_BUS_INFORMATION));
564 if (!BusInfo)
565 Status = STATUS_INSUFFICIENT_RESOURCES;
566 else
567 {
568 /*RtlCopyMemory(
569 &BusInfo->BusTypeGuid,
570 &GUID_DEVINTERFACE_XXX,
571 sizeof(GUID));*/
572 BusInfo->LegacyBusType = PNPBus;
573 BusInfo->BusNumber = 0; /* FIXME */
574 Information = (ULONG_PTR)BusInfo;
575 Status = STATUS_SUCCESS;
576 }
577 break;
578 }
579 case IRP_MN_QUERY_INTERFACE:
580 {
581 Status = PciIdeXPdoPnpQueryInterface(Irp);
582 break;
583 }
584 default:
585 {
586 /* We can't forward request to the lower driver, because
587 * we are a Pdo, so we don't have lower driver... */
588 DPRINT1("IRP_MJ_PNP / Unknown minor function 0x%lx\n", MinorFunction);
589 ASSERT(FALSE);
590 Information = Irp->IoStatus.Information;
591 Status = Irp->IoStatus.Status;
592 }
593 }
594
595 Irp->IoStatus.Information = Information;
596 Irp->IoStatus.Status = Status;
597 IoCompleteRequest(Irp, IO_NO_INCREMENT);
598 return Status;
599 }